C3 - Artigos Publicados em Periódicos
URI permanente para esta coleçãohttps://rihomolog.furg.br/handle/1/486
Navegar
5 resultados
Resultados da Pesquisa
- ItemDetecting SEEs in microprocessors through a non-intrusive hybrid technique(2011) Azambuja, José Rodrigo Furlanetto de; Lapolli, Ângelo Cardoso; Rosa, Lucas Lemos; Kastensmidt, Fernanda Gusmão de LimaThis paper presents a hybrid technique based on software signatures and a hardware module with watchdog and decoder characteristics to detect SEU and SET faults in microprocessors. These types of faults have a major influence in the microprocessor’s control-flow, affecting the basic blocks and the transitions between them. In order to protect the transitions between basic blocks a light hardware module is implemented in order to spoof the data exchanged between the microprocessor and its memory. Since the hardware alone is not capable of detecting errors inside the basic blocks, it is enhanced to support the new technique and then provide full control-flow protection. A fault injection campaign is performed using a MIPS microprocessor. Simulation results show high detection rates with a small amount of performance degradation and area overhead.
- ItemA fault tolerant approach to detect transient faults in microprocessors based on a non-intrusive reconfigurable hardware(2012) Azambuja, José Rodrigo Furlanetto de; Pagliarini, Samuel Nascimento; Pagliarini, Maurício Altieri; Kastensmidt, Fernanda Gusmão de Lima; Ferreira, Michael Hübner Passos; Becker, Jürgen; Foucard, Gilles; Velazco, RaoulThis paper presents a non-intrusive hybrid fault detection approach that combines hardware and software techniques to detect transient faults in microprocessors. Such faults have a major influence in microprocessor-based systems, affecting both data and control flow. In order to protect the system, an application-oriented hardware module is automatically generated and reconfigured on the system during runtime. When combined with fault tolerance techniques based on software, this solution offers full system protection against transient faults. A fault injection campaign is performed using a MIPS microprocessor executing a set of applications. HW/SW implementation in a reprogrammable platform shows smaller memory area and execution time overhead when compared to related works. Fault injection results show the efficiency of this method by detecting 100% of faults.
- ItemEvaluating selective redundancy in data-flow software-based techniques(2013) Chielle, Eduardo; Azambuja, José Rodrigo Furlanetto de; Barth, Raul Sérgio; Almeida, Antonio Felipe Costa de; Kastensmidt, Fernanda Gusmão de LimaThis paper presents an analysis of the efficiency of using selective redundancy applied to registers in software-based techniques. The proposed selective redundancy chooses a set of allocated registers to be duplicated in software in order to provide detection of upsets that occur in the processor hardware and provokes data-flow errors. The selective redundancy is implemented over miniMIPS microprocessor software. A fault injection campaign is performed by injecting single event effect upsets in the miniMIPS hardware. Results show error detection capability, performance degradation and program memory footprint for many case studies. With that, designers can find the best trade-off in using selective redundancy in software.
- ItemHETA: hybrid error-detection technique using assertions(2013) Azambuja, José Rodrigo Furlanetto de; Scarpato, Maurício Altieri; Becker, Jürgen; Kastensmidt, Fernanda Gusmão de LimaThis paper presents HETA, a hybrid technique based on assertions and a non-intrusive enhanced watchdog module to detect SEE faults in microprocessors. These types of faults have a major influence in the microprocessor’s control flow, causing incorrect jumps in the program’s execution flow. In order to protect the system, a non-intrusive hardware module is implemented in order to monitor the data exchanged between the microprocessor and its memory. Since the hardware itself is not capable of detecting all control flow errors, it is enhanced to support a new software-based technique. Also, previous techniques are used to reach higher detection rates. A fault injection campaign is performed using a MIPS microprocessor. Simulation results show high detection rates with a small amount of performance degradation and area overhead.
- ItemEvaluating neutron induced SEE in SRAM-based FPGA protected by hardware- and software-based fault tolerant techniques(2013) Azambuja, José Rodrigo Furlanetto de; Nazar, Gabriel Luca; Rech, Paolo; Carro, Luigi; Kastensmidt, Fernanda Gusmão de Lima; Fairbanks, Thomas; Quinn, HeatherThis paper presents an approach to detect SEEs in SRAM-based FPGAs by using software-based techniques combined with a nonintrusive hardware module. We implemented a MIPS-based soft-core processor in a Virtex5 FPGA and hardened it with software- and hardware-based fault tolerance techniques. First fault injection in the configuration memory bitstream was performed in order to verify the feasibility of the proposed approach, detection rates and diagnosis. Furthermore a neutron radiation experiment was performed at LANSCE. Results demonstrate the possibility of employing more flexible fault tolerant techniques to SRAM-based FPGAs with a high detection rate. Comparisons between bitstream fault injection and radiation test is also presented.